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Ultra-high gain diffusion-driven organic transistor
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Emerging large-area technologies based on organic transistors are enabling the fabrication of
low-cost ﬂexible circuits, smart sensors and biomedical devices. High-gain transistors are
essential for the development of large-scale circuit integration, high-sensitivity sensors and
signal ampliﬁcation in sensing systems. Unfortunately, organic ﬁeld-effect transistors show
limited gain, usually of the order of tens, because of the large contact resistance and channel-
length modulation. Here we show a new organic ﬁeld-effect transistor architecture with a gain
larger than 700. This is the highest gain ever reported for organic ﬁeld-effect transistors. In
the proposed organic ﬁeld-effect transistor, the charge injection and extraction at the
metal–semiconductor contacts are driven by the charge diffusion. The ideal conditions of
ohmic contacts with negligible contact resistance and ﬂat current saturation are
demonstrated. The approach is general and can be extended to any thin-ﬁlm technology
opening unprecedented opportunities for the development of high-performance ﬂexible
electronics.
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T
ransistors fabricated with organic, polymeric, amorphous-
oxide and carbon-based materials are the basis of emerging
technologies for the development of lightweight, large-area
and ﬂexible electronics1–6. Large-area electronics manufactured at
near-to-room temperature on plastic foils aims at enabling new
applications where mechanical ﬂexibility, integration in wrapping
materials and ultra-low cost are paramount. To fabricate a transistor
in ﬂexible technologies, nanometre-thick layers of metals, insulators
and semiconductor are stacked together and the semiconductor is
directly contacted with the metal electrodes. The overall transistor
performance intimately depends on three physical processes: the
charge injection from the source electrode to the semiconductor, the
charge transport through the semiconductor and the charge
extraction at the drain electrode. The impressive development of
high-mobility semiconductors7–9 and short channel-length
transistors10,11 urgently demand high-quality contacts and proper
transistor design12,13. Unfortunately, the energetic matching
between abruptly contacted metal–semiconductor materials is
challenging, especially at near-to-room temperature13. Electrons
and holes must overcome large energy barriers to ﬂow from a
material to the other, resulting in a large contact resistance, large
device-to-device variations and low transistor ampliﬁcation13–18.
The ﬁgure-of-merit that determines the intrinsic ampliﬁcation
of a transistor is the gain¼ gm/go, where gm¼ qID/qVG is the
transconductance and go¼ qID/qVD is the output conductance.
High-gain transistors are essential for the development of large-
scale and robust circuits, high-sensitivity sensors, and adequate
signal ampliﬁcation in sensing systems. Unfortunately, organic
ﬁeld-effect transistors (OFETs) typically show a gain of the order
of tens17,18. The low gain measured in OFETs is due to the large
contact resistance that results in a small gm and to the channel
length modulation that results in a large go. Therefore, high-gain
OFETs need, at the same time, both high-quality contacts and ﬂat
current saturation.
Ohmic contacts with small contact resistance require efﬁcient
charge injection and extraction. In organic electronics, the contact
optimization is performed on a case-by-case basis, depending on
the semiconductor, electrodes and device architecture. Despite
ad-hoc approaches18–25, such as doping, surface treatments and
materials blending enable to reduce the contact resistance, a
general and simple method is desirable. In addition, the channel
length modulation dependents on the speciﬁc OFET architecture
and geometries, which determine how the charge carriers are
extracted at the drain17,18.
Here we show a new organic transistor with high-quality
contacts and ﬂat current saturation. Thanks to the charge diffusion
triggered by the transistor architecture, the charge carriers are
efﬁciently injected and extracted from the contacts to the channel,
independently of the energy barrier at the contacts. As a prototype
and remarkable example, we fabricate Diffusion-driven Organic
Field-Effect Transistors (named DOFETs) on ﬂexible plastic
substrates with an industrial thin-ﬁlm technology. The theoretical
and experimental analysis unambiguously show that the diffusion-
driven contact, proposed in this work for the ﬁrst time, is
fundamental to dramatically improve the charge injection and
extraction in organic thin-ﬁlm ﬁeld-effect transistors. The ideal
conditions of negligible contact resistance and fully ﬂat current
saturation are demonstrated. These conditions maximize together
the transconductance and the output resistance of the transistors,
resulting in OFETs with exceptionally high gain (4700).
Results
Structure and electrical characteristics of the transistor. The
top-view image and the three-dimensional structure of the
diffusion-driven organic transistor are shown in Fig. 1a,b. The
transistors are bottom-gate co-planar where the gate is patterned
ﬁrst by using photolithography. Thereafter, we deposited by spin
coating a photoimageable polymer (polyvinylphenol) used
as a gate insulator (named insulator 1) followed by gold source
(S) and drain (D) electrodes patterned by a lift-off process. A
100-nm-thick ﬁlm of pentacene is deposited by spin coating and
patterned. A thick layer of polyvinylphenol (named insulator 2) is
deposited by spin coating and used as insulator and capping layer.
Finally, two electrodes named ‘control source’ (CS) and ‘control
drain’ (CD) are patterned on the top of the insulator 2 in front of
the source and drain electrodes. The transistors are fabricated on
a plastic polyethylene naphthalate foil (Fig. 1c) and the overall
process temperature is lower than 150 C. Further details
on the transistors fabrication and geometries are shown in
Supplementary Fig. 1. The measured transfer and output curves
are shown in Fig. 1d–f and Supplementary Fig. 2.
Operation of the transistor. The DOFET operates as follow. An
appropriate voltage applied to CS and CD, creates a vertical
electric ﬁeld orthogonal to the S/D contact surface. It triggers a
charge injection from the upper surface of S/D into the
semiconductor (Fig. 2a). In equilibrium (VS¼VD¼ 0V, no
current ﬂows), the electric-ﬁeld below CS/CD is counterbalanced
by the injected-charges that are accumulated in the semi-
conductor region below CS/CD. When a source-drain voltage is
applied (|VDS|40), the charge carriers ﬂow from source to drain
despite the contact energy barriers and the potential drop at the
contacts is negligible (Fig. 2b).
More in detail (Fig. 2c), the charge carriers accumulated in the
CS region move to the right-edge of the CS region itself, attracted
by the drain potential (Fig. 2c, arrow 2). As a consequence, the
vertical electric ﬁeld at the left-hand-side of the CS region is not
shielded anymore and, despite the energy barrier, other charges
can be injected by the source electrode (arrow 1). The excess of
the charge carriers at the right-hand-side of the CS region are
pushed to the bottom channel by the diffusion against the vertical
electric ﬁeld (arrow 3). As shown in Fig. 2d, few nanometres far
from the CS region the vertical electric-ﬁeld changes direction
under the inﬂuence of the gate potential and the charge carriers
are eventually pulled into the transistor channel (arrow 4). As a
result, the CS region acts as an ideal source. The key physical
mechanism triggered by the transistor architecture is the charge
diffusion, which takes place in less than Ldiff¼ 50 nm (Fig. 2d)
when the semiconductor thickness is tS¼ 100 nm. We also
veriﬁed that the diffusion length scales accordingly with the
semiconductor thickness (that is, LdiffD25 nm when tS¼ 50 nm).
The charge carriers injected into the channel drift to the drain
(Fig. 2c, arrow 5) under the force of the longitudinal electric ﬁeld.
When the charge carriers reach the right edge of the channel, they
are blocked by the energy barrier at the drain contact, and the
local concentration increases. The charges are no more counter-
balanced by the gate electric ﬁeld, and they can diffuse to the CD
region (arrow 6) in correspondence of the CD region edge. As
shown in Fig. 2e, few nanometres far from the channel the
vertical electric ﬁeld changes direction, the charge carriers are
pulled into the CD region (arrow 7) and eventually diffuse
(arrow 9) to the drain. The CD region acts as an ideal drain.
The idea is that in the DOFETs the charge injection and
extraction do not take place directly from the source and drain
metal electrodes as in conventional transistors but, instead, the
charge carries are injected by the CS region and are extracted by
the CD region. The injection and the extraction are driven by the
diffusion triggered by the transistor architecture. As a result,
when enough charge carriers are accumulated in the CS and CD
regions, the charge injection and extraction are independent of
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the applied voltages (viz. VCS and VCD) and the CS and CD
regions behave like ideal source and drain for the transistor
channel. Therefore, as conﬁrmed by the two-dimensional (2D)
numerical simulations shown in Supplementary Fig. 3, the gate
electrode is not required to overlap the source and drain
electrodes.
The potential at the insulator1–organic interface calculated by
means of 2D numerical simulations is shown in Fig. 2b. In the
DOFET, the potential drop at the contacts is negligible even if the
energy barrier at the metal–semiconductor contacts is 0.5 eV, that
is a typical barrier at the metal–organic contacts. In contrast, in a
conventional organic transistor (viz. without CS and CD), the
charge carriers must overcome the energy barrier ﬂowing from
the channel to the S/D electrodes and vice versa. Owing to the
energy barrier, the channel is disconnected from the S/D
electrodes and more than the half of the drain voltage drops at
the contacts (Fig. 2b). The large contact resistance severely limits
the transistor performances and this is even worse in case of high-
mobility semiconductors and/or short-channel lengths.
Experimental analysis. The effectiveness of the proposed
approach is further assessed by means of the experimental results
shown in Fig. 3. Figure 3a shows the measured contact resistance
RP as a function of the gate voltage VG. The contact resistance
of the DOFET biased at VCS¼  40V (that corresponds
to an electric ﬁeld |EY-VCS|¼ 0.28MV cm 1) is equal to
RP[DOFET]¼ 20 kO cm, which is lower than the contact resistance
in conventional OFETs with Au-pentacene-doped contacts20 and,
more importantly, RP[DOFET] is independent of VG. In contrast,
the contact resistance of an organic transistor without
CS/CD (conventional coplanar transistor) fabricated with
the same materials and process is VG dependent. It is up to 24
times larger than that of the DOFET and, even at large gate
voltages (VG¼  25V, that is, |EYVG|¼ 0.7MV cm 1),
RP[OFET]45RP[DOFET]. Analogous results are obtained
comparing the DOFET with a conventional staggered OFET
(Supplementary Fig. 4).
To give more insight, Fig. 3b shows the RP-VCS characteristic of
two nominally identical DOFETs for several VG. RP is controlled
by VCS despite the gate voltage. Indeed, at low gate voltage
(VG¼  5V, that is, |EY-VG|¼ 0.14MV cm 1), VCS modulates
RP by more than four orders of magnitude, and at large
VG¼  20V (|EY-VG|¼ 0.57MV cm 1), RP still depends on
VCS. Interestingly, when VCSo 20V (that is, |EY-VCS|¼ 0.14
MV cm 1) the contact resistance is negligible compared with the
channel resistance (Supplementary Fig. 5) and it is independent
of both V
G
and VCS. As conﬁrmed by the measurements shown in
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Figure 1 | Transistor architecture and characteristics. (a) Top-view optical image of a diffusion-driven organic ﬁeld-effect transistor (DOFET) fabricated
on plastic foil OSC is the organic semiconductor. Scale bar, 5 mm. (b) DOFETcomponents. Photolithographically patterned gold is used for metal electrodes
(named gate, source, drain, control source, control drain), the insulators (insulators 1 and 2) are photoimageable polymers (polyvinylphenol), and the
organic semiconductor is a solution-processed pentacene. The material thicknesses are detailed in the Supplementary Fig. 1. (c) Photograph of the plastic
(PEN) foil with the measured transistors detached from the glass substrate. The transistors are fabricated with an industrial thin-ﬁlm technology with three
metal layers. (d,e) Measured transfer characteristics at several control source voltages. The VCS step is 10V, VS¼0V and VCD¼0V. The DOFET channel
width and length are W¼ 100 mm and L¼ 12.5mm, respectively. (f) Measured output characteristics at several control drain voltages.
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the inset of Fig. 3b, this is the experimental evidence that the
current enhancement originates from the improved charge
injection at the source. According to the physical insight obtained
by means of the 2D numerical simulations, at VCSo 20V, the
accumulated CS-region is an ‘inﬁnite’ charge reservoir, the charge
diffusion efﬁciently sustain the charge injection required by the
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channel, and the CS-region behaves like an ohmic contact. On the
other hand, at VCS4þ 5V, the diffusion-driven charge injection
is turned-off, the contact resistance increases, the drain current
lowers and it increases super-linearly with VD as usually obtained
in contact limited transistors13,15,16,19. We can conclude that it is
possible to control (enhance or reduce) the charge injection at the
source contact through nanometre-scale charge diffusion.
Comparing the RP obtained for two nominally identical
DOFETs (Fig. 3b), it results that when the virtual-ohmic source
contact is not formed, the transistors show different RP, whereas
as soon as the virtual-ohmic source contact is formed
(VCSo 20V), RP becomes the same for both the DOFETs.
According to refs 10,12,13, these measurements suggest that the
metal–organic contact is a source of variability. As the DOFET
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Figure 3 | DOFETmeasurements and parameters. When it is not speciﬁed, the applied voltages are: VS¼0V, VD¼  1 V, VCS¼0V, VCD¼0V, and the
transistors geometries are:W¼ 100mm, L¼ 12.5mm. (a) Width-normalized contact resistance RP as a function of the gate voltage VG. RP is calculated with
the method26. In the conventional OFET (viz. without CS and CD), RP decreases with VG, whereas in the DOFET, RP is independent of VG. When the control
source is biased at VCS¼ þ 5V, the DOFET works as a conventional coplanar OFET. (b) RP vs VCS at various VG measured on two nominally identical
DOFETs. When VCSo 10V, RP is the same for both the DOFETs and it is independent of both VG and VCS. Inset: measured output characteristics
of a DOFET at several VCS. (c) Maximum overall ﬁeld-effect mobility vs VCS. The inset shows the ﬁeld-effect mobility as a function of the gate voltage:
mFE¼ (L/W) (qID/qVG)/(Ci VD). The  symbol is the maximum value of each curve. (d) Threshold voltage (VTH) as a function of VCS. VTH is the intercept
to the VG-axis of the ID linear ﬁt. Inset: Subthreshold slope as a function of VCS. (e) Normalized output characteristics of the DOFETmeasured at various
VCD. ID is normalized by its maximum value at VD¼  30V. In saturation, the DOFET is an ideal current generator because the current is diffusion driven.
The most important short-channel effect due to the channel-length modulation vanishes. The VCD controls the charge extraction at the drain electrode,
which has a strong impact on the output conductance (gO¼ qID/qVD). (f) Normalized output characteristics of a DOFET and two conventional OFETs
(viz. without CS and CD).
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suppresses the contact resistance, the variability due to RP is
reduced as well. This feature is essential for the large-scale
integration of ﬂexible circuits. Moreover, the improved charge
injection results in a larger overall ﬁeld-effect mobility (Fig. 3c) as
well as in a reduced threshold voltage (Fig. 3d) and steeper
subthreshold slope (inset Fig. 3d). Figure 3c shows that the
maximum mobility of a DOFET with L[DOFET]¼ 12.5 mm is close
to 0.1 cm2V 1 s 1 and it corresponds to the mobility measured
in long-channel OFETs (L[OFET]¼ 100 mm), where the contact
resistance is negligible. Figure 3d shows that by means of VCS the
DOFET can be turned into a multi-threshold transistor and the
improved DOFET (VCSo 20V) operates in depletion-mode. In
unipolar technologies, depletion-mode transistors are essential to
design high-performance circuits27,28 and the electrical control of
the threshold voltage is extremely important to improve the
circuit robustness27–29.
When the transistor operates in linear region, the energy
barrier at the drain side of the channel is smaller than that at the
source side. On the other hand, in saturation (|VG|o|VD|), a
wider energy barrier is present at the drain, independently of the
metal/semiconductor properties (Fig. 4a). Therefore, we investi-
gated the impact of the control drain in saturation. The output
characteristics (ID–VD) of the DOFET measured at various VCD
are shown in Fig. 1f. As expected, ID increases with VCD and,
more importantly, at large (negative) VCD the DOFET shows fully
ﬂat current saturation. The impact of VCD on the current
saturation is readily visible in Fig. 3e where the ID–VD
characteristics are normalized with respect to the maximum ID
measured at VD¼  30V. At VCDo 40V, the detrimental
effect of the channel length modulation on the drain current is
completely suppressed and the DOFET behaves like an ideal
current generator.
This can be explained in the light of the previous analysis. In
saturation, the charge carriers drift to the right-edge of the
channel (pinch-off region), and diffuse to the CD region (Fig. 4b,
arrow 6). Few nanometres far from the channel edge, the vertical
electric-ﬁeld changes direction because of the control drain
voltage and, in turn, the charge carriers are pulled into the CD
region (arrow 7). Now, the excess charges are no more in
equilibrium with the vertical electric-ﬁeld and can diffuse to the
drain (arrow 9). As the charge-extraction from the accumulated
layer (viz. CD region) is diffusion driven, the drain current is
independent of the drain voltage as far as VCD is greater than VD.
Figure 3f shows the comparison between a DOFET with a
channel length L[DOFET]¼ 12.5 mm (full line), and two conven-
tional coplanar OFETs with L[OFET1]¼ 12.5 mm (red dashed line)
and L[OFET2]¼ 100mm (black dashed line). Interestingly, the
channel length modulation of the DOFET biased at VCD¼  60
V is completely suppressed: it is even smaller than that of the
long-channel OFET2. This is also more evident when the DOFET
is compared with a conventional staggered OFET (Supplementary
Fig. 6) where the channel length modulation is very large because
the source and drain electrodes are placed at the opposite side of
the gate. These results conﬁrm that VCD controls channel length
modulation and in turn the output resistance of the DOFET. The
channel length modulation is one of the most important
short-channel effects and it limits the transistor ampliﬁcation.
Figure 5 shows the maximum gain measured in a DOFET as a
function of VCD (full line with symbols). According to Figs 1f and
3e, the gain depends on VCD because it controls both the contact
resistance at the drain and the channel length modulation. When
VCD¼  60V, the gain is larger than 700. This is the largest gain
ever reported for OFETs. It is one order of magnitude larger than
the gain usually obtained in OFETs11,16–18,30–35.
Discussion
The ultra-high gain measured in the DOFET is achieved thanks
to the diffusion-driven charge injection and extraction. In
particular, when the CS and CD regions are accumulated, they
act as ideal contacts for the channel and the diffusion enables the
efﬁcient and voltage-independent charge injection and extraction.
In the DOFET, the CS and CD regions are at the opposite side of
the channel and resemble a staggered OFET with ideal ohmic
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contacts. It is important to note that in the DOFET this condition
is always achieved, thanks to the accumulated CS and CD regions.
The charge ﬂow from/to the CS/CD regions and the channel is
driven by the charge diffusion, and thus the contact resistance is
independent of the gate (Fig. 3a) and drain (inset Fig. 3b)
voltages, the saturation current is independent of VD, and an
ultra-high gain is obtained.
As a comparison, the gain measured in the conventional
OFET1 (L[OFET1]¼ 12.5 mm, red dashed line) and OFET2
(L[OFET2]¼ 100 mm, black dashed line) are shown in Fig. 5. As
expected in both cases, the gain is much lower than that measured
in the DOFET at any VCD because in the OFET1 the current is
contact limited and the channel modulation is large, whereas in
the OFET2 the contact resistance is negligible but the channel
length is large and hence gm is small. In OFETs, the contact
resistance can be reduced by means of the contact engineering
and optimization18–25, and the proper choice of the transistor
architecture36,37. Indeed, staggered OFETs are more tolerant to
the contact resistance with respect to the coplanar OFETs because
in the staggered transistors the contact area (of the order of
microns) is larger than that of coplanar transistors (of the order
of nanometres). On the other hand, in staggered transistors the
source and drain electrodes are at the opposite side of the channel
and, when operated in saturation, the channel length modulation
is larger than that in coplanar OFETs. As an alternative approach,
the split-gate OFETs33,34 are based on a coplanar architecture and
lower the contact resistance thanks to the gate bias-assisted
charge injection38. However, the channel length modulation is
not suppressed because the secondary gates are coplanar with the
source and drain electrodes, the charge extraction is not diffusion
driven and, as a result, the gain is comparable with that typically
measured in OFETs (of the order of tens).
In addition to the high-gain, another advantage offered by the
DOFET is the possibility to maximize the charge injection/
extraction area at the source and drain electrodes, whereas
minimizing the overlap between the gate and the electrodes. The
2D numerical simulations in Supplementary Fig. 3 and Fig. 6
show that the gate is not required to overlap the source and drain
electrodes because the charge injection/extraction takes place
from/to the CS/CD accumulated regions. At the same time, the
CS and CD electrodes can be overlapped (without the drawback
of extra capacitance) with the source and drain electrodes in
order to exploit the full area of the electrodes that is typically in
the range 5–10 mm (in our DOFET it is 5 mm). Thanks to the
charge diffusion, taking place at the edge of the accumulated CS
and CD regions, also the overlap between the gate and the CS and
CD electrodes is not required. Moreover, the numerical
simulations in Fig. 6 show that the equivalent contact length
where the charges are injected/extracted is only LC¼ 0.25 mm,
which is suitable for the megahertz operation11.
Finally, it is worth noting that the voltages required to form the
charge-accumulated CS and CD regions are independent of the
DOFET operation. For example, by setting VCS¼VCD¼  40V,
the DOFET operates as a conventional OFET with ideal ohmic
contacts and ultra-high gain. Therefore, the two control
electrodes can be connected together and the external circuit
design and lines required for the proposed transistor structure is
the same of that required for dual-gate transistors. The latter have
been successfully used to fabricate an organic microprocessor
with 3,381 dual-gate OFETs39. Moreover, an alternative approach
is to replace the CS and CD electrodes with ﬁxed charges trapped
into the insulator 2 (ref. 40). Another very interesting approach
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would be the replacement of both the CS and CD electrodes and
the insulator 2 with electric dipoles (Supplementary Fig. 7) by
local molecular self-assembly functionalization41,42 of the top
surface of the organic semiconductor in front of the source and
drain electrodes.
In summary, the DOFET shows that it is possible to
dramatically enhance the charge injection and extraction at the
metal/semiconductor contacts by means of the nanometre-scale
charge diffusion. The enhanced charge injection allowed us to
reduce the threshold voltage by more than 15V, and to increase
the ﬁeld-effect mobility about ten times, approaching the organic
semiconductor transport limit also in short-channel transistors.
The enhanced charge extraction enables the complete suppression
of the channel-length modulation. We show that a short-channel
DOFET behaves like an ideal current generator: its channel-
length modulation is even smaller than that of an eight times
longer organic transistor fabricated in the same technology. These
features lead to the fabrication of high performance organic
transistors with a unique beneﬁts combination: negligible contact
resistance, small device-to-device variability, and exceptionally
high gain (4700).
Thanks to the transistor here proposed we theoretically explain
and experimentally demonstrate for the ﬁrst time that the charge
diffusion can play a crucial role in organic transistors. Moreover,
the ability to independently enhance or reduce the charge
injection, transport and extraction in organic semiconductors
makes the DOFET the ideal test-bed to study the fundamental
physical processes taking place in organic semiconductors and at
the metal–organic interfaces.
The proposed approach is a universal method to obtain
high-quality contacts without the need of materials or process
optimizations. Moreover, according to the approach proposed in
ref. 43, the DOFET combined with ambipolar semiconductors
could be used to electrically enhance the charge injection of one
charge type and to suppress the other. This feature is very
relevant for the low-cost fabrication of high-gain and low-power
ambipolar complementary electronics.
The diffusion-driven organic transistor opens up new oppor-
tunities for the large-scale integration of ﬂexible electronics,
high-sensitivity sensors and ultra-large signal ampliﬁcation in
sensing systems.
Methods
Two-dimensional numerical simulations. The coupled drift–diffusion, Poisson
and current continuity equations are solved together43–45. The simulation
parameters are the following: relative permittivity of semiconductor ers¼ 3, relative
permittivity of insulators (1 and 2) eri¼ 3.757, highest occupied molecular orbital
(HOMO) energy level EHOMO¼ 2.8 eV, lowest unoccupied molecular orbital
(LUMO) energy level ELUMO¼ 5.2 eV, effective density of HOMO states
NHOMO¼ 1021 cm 3, effective density of LUMO states NLUMO¼ 1021 cm 3,
holes effective mobility mh¼ 0.1 cm2V 1 s 1, electrons effective mobility
me¼ 0.1 cm2V 1 s 1, metal electrodes work function Fm¼ 4.7 eV (the hole
energy barrier at the source/drain metal-semiconductor is FB¼ 0.5 eV), Schottky
barrier lowering DFB¼ e [e E/(4 p e0 ers)]^(1/2), where e is the elementary charge,
E is the electric ﬁeld and e0 is the vacuum permittivity.
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